Posted by on November 14, 19100 at 11:02:12:
ASIC DESIGN 2 yrs exp min. Degree nice, VHDL/VERILOG, any cadence or Synopsis nice. major chip development company with vacs in Scotland and England