embedded system engineer, firmware developer, project lead

embedded system engineer, firmware developer, project lead


[ Malaysia Online Resume Listing ] [ FAQ ]

Posted by on August 13, 19103 at 05:27:54:

A. SIVAKUMAR. Tel: +91 44 2363 2226
E_mail:- sivakumar@iname.com

Objective As successful Software cum Hardware solutions for Real Time embedded Software Industry and looking for a challenging job with cutting edge and grow along with organization.

Summary Over 7 year 4 months of working experience in Embedded system, Assembly language (asm92, workbench and tasking) software(C, Pascal), MSNTDDK, MSNTSDK, WDMDDK, ADSL, VHDL, USB, re-configurable device (Xilinx and Altera), RTOS, OCR, Graphic File Format, Image sensor, LCD function, Railway signal control, TCP/IP, ATM, Hardware (Micro controller, DSP, ARM7 and FPGA). Made a Proposal for USB Parallel printer cable. Involved in Design, development for low cost product. Possess good communication skills, industrious and result oriented. Did onsite project from sep 2000 to Dec 2002 (UK and Singapore).

Skills Acquired:
* Capability of team management, Planning and managing team members.
* Capability of Product development.
* Excellent analytical and creative skills.
* Knowledge of C and assembly language programming.
* Knowledge of Broad band communication and USB
* Knowledge of OCR software and graphics file format.
* Knowledge of Image sensor and LCD function.
* Knowledge of Railway signal control

Achievement Member of Intel Leadership (Intel Quad System) Account
USB Mouse Scanner design has been applied for PATENT registration
Tested Windows 98 beta1, beta2, RC1 and RC2

Tools used WDMDDK, MSDDK, MSNTDDK, MSNTSDK, MS developer studio 6.0, Borland C++ ver 4.5, Tornado II, ASM92, Workbench, Tasking / Keil EDE (Assembler, Debugger and Linker), Jackson, GCS, Edview, winpcap, Altera Max Plus II ver 10.1, Xilinx Xact Design Manager (FPGA), ISE5.1, Orcad 9.1, protel Schematic capture.

Hardware Intel development Kit (SIXP22x-ARM7, 8x930Ax micro controller), Xilinx (FPGA - XC3000A, CPLD-XC9572XL), Altera Max plus II (FLEX EPF10K20RC240-4, MAX EPM7128LC84-7), DSP (OKI MSM6992, NEC upd 77016, Globe span DSPGS7070-174-008D), AFE, LXT972 (PHY), Network switch ADM6509, Motorola CODEC / SLIC (MC1420232), Image Sensor DL106-03, DSP, ADDA, Euro IO, BITE, VLM, CCM, VPIM, GPOM, SSI, LCD, DM, VLOM, VROM, NVC and front end cards

Equipment DL1540CL digital oscilloscope 200Ms/s 150Mhz- YOKOGAWA, ADSL wireless simulator, fluke hydra series II, HP8920A RF communicator 0.4- 1000Mhz and Agilent 1673G logic State Analyzer.

Platform Window NT, Windows '95, '98 & 2000 and MS-DOS.

Education B.E., (Electronics and communication Engineering '91-'95),
Government College of engineering, Tirunelveli, TamilNadu 627 007.

From Feb 2003 working as a Technical consultant in Indus magnum and jiffy info system.
· Full Technical solution in software and embedded system
· Project handling and team management

AddValue Technology - Singapore
Aug `02 to Dec `02 Senior Engineer
Feasibility studies for soft print server for all ADSL gateway Application. Study a peerless / Troy and soft print server. Understand printer (IEEE1284) modes ECP, EPP, byte, nibble and bi-direction. This development based on further market study.

Albatross - Voice over DSL
Sep `01 to July `02 Senior Engineer
Team Size : Four
Responsibilities :Team management, Schedule, Development, Project plan, Frame work, Design ADSL Router using ARM7 processor, DSP, AFE, Line Driver, PHY, ADM 6509 Switch, Motorola CODEC / SLIC, Coding in VHDL for control above sub systems, software development for voice (JET stream), network protocol (ATM,TCP/IP) and DSP algorithm. Support Alpha, Beta, Pilot run.
The Enhanced feature in DoDSL router with Voice (MC1420232). Integrated ADSL Router for voice and data application in SOHO deployment. The Router will support 4 POTS (plain Old Telephone service) and service-specified network process. The VoDSL will Support multimode (G.Lite, G.Dmt). Full duplex transmission of ATM based signals via Utopia-II -Data traffic via the MII Ethernet MAC interface PCM-based voice traffic via the high-speed serial port. RFC2364 Point to Point Protocol (PPP) over ATM, support RFC1577 mechanism of transporting IP packets over ATM in AAL5 PDUs, This is also refers to classical IP over ATM. Voice Communication over POTS operates at frequencies below 4 KHz and ADSL service above 20 Khz to 1.1Mhz.

SandPiper - Data over DSL
Jan `01 to Nov `01 Senior Engineer
Team Size : Four
Responsibilities : Team Management, Schedule.Product development, Project plan, Frame work, Design, VHDL design, Multiport, VxWork image and software development for Annex C (driver Integration)
Integrated ADSL Router for SOHO application. The modem driver and hardware will support annex A/B/C. The Router will support 4 100baseT and one WAN. The one end of the Router connected to line. Technology allows up to 8 Mbps in the downstream and 1.0 Mbps in upstream. Full duplex transmission of ATM based signals via the Utopia-II interface. Data traffic via the MII Ethernet MAC interface. Router support G.dmt and G.lite RFC2364 Point to Point Protocol (PPP) over ATM, RFC 1577 mechanism of transporting IP packets over ATM and support RFC1483 bridged Ethernet over ATM and ANSI T1.413 Issue 2 and ITU G.992.1. DHCP server and DHCP relay agent, packet filtering, DNS resolve, RIP 1,2. VPI and VCI operation


Westing House Signal - London
WESTRACE - Westinghouse Train Radio and Advanced Control Equipment
Sep `00 to Dec `00 Senior. Engineer
Client : Westing house signal - UK
Team Size : Four
Responsibilities : software development and test code implementation in JACKSON and test all safety procedure.
Westrace is a new generation of safety processing system, The modules can be configured to suit almost any requirement for vital logic handling, whether trackside, in the control center, or on board the train. An installation performs both the I/O functions and the associated interlocking logic. Module VLM(Vital logic module), CCM, VPIM, GPOM, DM, VLOM, VROM and NVC support to control the traffic. The VLM control whole westrace equipment system based on the communication signals. CCM is configuration control Module. It will configure VLOM and VPOM. VLOM control the lamp signal in the tracks side. The VPOM control the power barrier in the railway crossing. This VPOM read the status from the VROM. Based on the ladder logic.

HCL Technologies - chennai
PIDS - Personal Intruder Detecting System
May `00 to Aug `00 Member of Technical Staff
Client : ODS - USA
Team Size : Eight
Responsibilities : Design, development coding in C, develop module Analyser, CFG, PortScan, BPF filter, MOM and lectures on Project.
The Personal intruder detection system will prevent from the hack attack in the network. The Analyser will help to find malicious packets from the IP packet in the network. It also installs a driver component that blocks packets from select IP addresses. The GUI application is the third component that configures the driver for IP / Port blocking. The driver component will block the various IP. Each packet is subjected to a series of checks for hack-signatures. If any signature is found to be present, then the packet is dumped to a file and also a suitable alarm is raised through the GUI and the attack is logged into a separate file. It also communicates with the Protocol / IM drivers for setting IP/Port blocking and security levels at the IM driver. The GUI component used to configure IM driver and generate a Intruder report.

Indus Magnum - Chennai
Boots - Booking Offence and Offenders in Traffic System
Mar `00 to Apr `00 Project Leader
Responsibilities : Frame work, organization, Design, software and hardware development and lectures on Project.
Booking Offences and Offenders of Traffic System is a smart card device as driving licence. Debit point system depending on severity of offence. licence become in valid when point are reduced to zero. Device will generate IR rays when point are zero. The Instruments will be controlled by software from the control unit.

Electronic Timer
Jan `00 to Mar `00 Project Leader
Client : Whirlpool - Chennai
Team size : Three
Responsibilities : Frame work, Team management, Design, develop hardware control using 8051 and lectures on Project.
The Electronic timer for semi automatic twin tub. The Control of this electronic timer consists of a user interface (keys, LED and Buzzer) and all the necessary control logic and power switching device. Based on the mode and timer selection the controller control the motor. The whole functionality based on the whirlpool design specification ver 1.0.

ERGO Electronics - Noida
Intended Region Mouse Style Scanner with USB (USB Mouse Scanner)
Sep `98 to Dec ‘99 Senior Systems Engineer (PL)
Client : Ricoh Corp
Team Size : Six
Responsibilities : Implement Pointing function, IME, Static mode auto threshold, Driver level modification(device), Function key(special function), char selection by mouse movement (copy and paste), modification in user interface, Final integral testing, Design implementation in FPGA, BMP to bin, pointing function, with scanner, IME and software filter . Document for Design and lectures on Project.
Implement the scanner functionality into this intended region mouse. In intended region mode, a particular region (scanned character) can be selected by moving the mouse, it can also be used to copy and paste that selected region in any application (notepad / wordpad). This can be done by viewing the LCD. Any number of functions can be done with the help of special function keys like English /Japanese, vertical/horizontal, picture / char etc., The digital logics required for this scanner is implemented using Xilinx FPGA. This captured raw image is sent to Host PC over USB cable. In host PC, the raw image is formatted for use with OCR Software. The output of the OCR is the text character code. This text character is made available to word processor for edit/save. It is also sent to LCD on the Mouse scanner for aligning the scanner on the document.

USB to Parallel printer cable
Aug `98 to Sep `98 Systems Engineer
Responsibilities : Prepare proposal for USB to parallel printer cable to SDK- Japan. Give a clear direction of project plan, schedule, delivery, support and quote cost of project in the proposal. Give specification, hardware and driver details.
This proposal is for the implementation and development of USB Device class for printing device Version 1.0. The USB Device class printing device Version 1.0 based on the IEEE 1284 (Standard for EPP). The latest Universal Serial Bus device class for printing device gave an algorithm for USB to parallel printer cable development. The baud rate is 1.216 MB/sec. The Universal Serial Bus connects the USB to IEEE 1284 bridge with USB host.

Mouse Style Japanese Document OCR System with USB
Sep `97 to July `98 Systems Engineer
Client : Ricoh Corp.
Team Size : Four
Responsibilities : Communication programming (Host to Device and Device to Host), Linker, LCD functionality, Image sensor, Design USB supported micro controller board, 200dpi to 400dpi conversion, Design of Interface Board, final integration of LCD and Image sensor and lectures on Project.
The Mouse style Japanese document for OCR system with USB is a normal handy scanner. Scan Japanese document and upload the image through USB in fully speed. This image data convert for OCR software requirements. The data structures are different. This will be covered by software. Subsequent to the above, we develop the Japanese Character Display in a LCD module. The characters will be obtained from OCR software recognizing the captured image data and then transmitted to the board from PC using the USB cable. Our proposed I/O and display board will contain hardware and software for LCD display.

Line Simulator
Jan `97 to Aug `97 Systems Engineer
Client : ERGO(V.34 Team)
Team Size : Two
Responsibilities : DSP assembly code, cross checking assembly codes Testing Line simulator in various test conditions, Design Interface and DSP card, implement the DSP algorithm and test code for NEC upd77016.
Design of Line Simulator Hardware based on a 22 bit floating point DSP (OKI 6992) Consists of 3 DSP boards, 2 A/D and D/A boards and a Line Interface board. The Subscriber Line Interface Circuit (SLIC) used was MITEL MH 88610 in the front-end hardware The software implements all Distortion Filters as per TIA/EIA TSB37-A. Functions for introducing delay, frequency and phase offset , scaling to signal, these function are based on Cordic algorithm Real time capturing of line signal and analysis of signals, triggering to start capturing using Goertzel algorithm Impulse Response Test to study the effect of test equipment on the processing Programmable method of noise generation and addition with signal Line Simulator - A test equipment to simulate. This Line Simulator is used to test two Modems connected end to end for all test conditions given in TIA (Telecom Industrial Association) and EIA (Electronics Industrial Association).

Signal processing
Aug `96 to Dec `96 Systems Engineer
Client : ERGO
Team size : Two
Responsibilities : Design New DSP (MSM6992) and ADDA Card, interface to PC-I/O card and testing Signal Processing in various conditions,
The real-time digital signal processor (SP) is the equipment used in real time software based solution to the processing of RADAR signals. The processing of the radar signals is based on the programmable DSP chips. The SP is developed using the OKI floating point DSP MSM6992. The solution is based on four DSP organized in a parallel multiprocessor architecture with synchronization / allocation being done by a controller. The controller also uses the MSM6992 chip. The entire software used in the processing is written in the assembly language of the MSM6992. The SP also houses a BYTE card for simulating the Radar signals. The system also incorporates a BITE card for simulating the RADAR signals so as to test the system in a standalone mode. The software used to control the whole process. The software used for simulating the Radar signal if required and these signals are used for test purpose.

Vaasum Softech - Chennai
PC I/O Interface card
Mar `96 to june `96 Systems Engineer
Client : Vaasum Softtech
Team Size : Individual
Responsibilities : Design hardware, wrote communication code. PC I/O Interface card is connected to the expansion slot J2 of the PC expansion unit. To transmit/receive data to/from various systems connected outside the PC through the PC-I/O card. Hence it is useful in the diagnosis of various systems connected externally to the PC. The PC-I/O card consists of 5 transmit and 5 receive ports viz., A - Eout and A - Ein respectively. Each port is an 8 bit latch which acts as a parallel port. The card also contains 3 sets of DIP switch and 3 comparators for address selection, and 2 encoders and 5 latches for the input/output enable controls of the ports. Two unidirectional buffers are used to transfer the address bits A0 - A15 from the PC to the PCIO card. The controls bits (AEN, WR/RD etc.) are transferred through another unidirectional buffer. A bi-directional buffer is used to write/read data onto/from the PC-I/O ports.

Personal Particulars
Date of Birth : 27th April, 1972
Marital Status : Single
Nationality : Indian
Passport No : A8558657

Communication A.Sivakumar Ph: 0091-44-23632226
32, Valluvar main street,
Rani anna nagar, Arumbakkam,
Chennai, India 600 106.



[ Malaysia Online Resume Listing ] [ FAQ ]